params.scad 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. // ============================================================
  2. // Shared Parameters
  3. // include <params.scad> in all component files
  4. // ============================================================
  5. /* [Design Style] */
  6. EPD_IS_LID = true; // true: epd_case forms the lid ceiling; false: flat ceiling plate
  7. /* [Shared Case] */
  8. WALL = 2.0;
  9. CORNER_R = 2.5;
  10. /* [Display Dimensions — GDEY0583T81] */
  11. DISP_W = 125.4;
  12. DISP_D = 99.5;
  13. DISP_T = 1.2;
  14. ACT_W = 118.78;
  15. ACT_D = 88.22;
  16. /* [EPD Case Parameters] */
  17. EPD_ANGLE = 0; // 0 = flat/inline; 90 = display face coplanar with lid Y+ wall
  18. LIP = 1.5;
  19. TOL = 0.3;
  20. DISP_W_TOL = 0.1; // per-side width tolerance for display pocket (was TOL=0.3; tightened for snug fit)
  21. CHAM = 1.0;
  22. CHAM_ANGLE = 60;
  23. BEZEL_Y = 2.5;
  24. BEZEL_YP = 2.0; // extra Y+ (bottom) bezel padding; shifts display toward Y- within the lid
  25. FPC_BEND_R = 4.0;
  26. DISP_Y_EXTRA = 1.25; // extra pocket depth at Y+ so display can seat 1.25mm further in
  27. /* [EPD Case Derived] */
  28. epd_cav_w = DISP_W + DISP_W_TOL * 2;
  29. epd_cav_d = DISP_D + TOL;
  30. epd_case_w = epd_cav_w + WALL * 2;
  31. epd_case_h = WALL + DISP_T + LIP;
  32. _fpc_x1 = WALL + TOL + DISP_W - 55.47 - 12.50 - 2.5;
  33. _fpc_xw = 12.50 + 5.0;
  34. _fpc_ro = FPC_BEND_R + 0.30 + TOL;
  35. _bend_my = BEZEL_Y + DISP_D + DISP_Y_EXTRA + sqrt(_fpc_ro*_fpc_ro - (FPC_BEND_R - WALL)*(FPC_BEND_R - WALL));
  36. epd_case_d = max(epd_cav_d + WALL + BEZEL_Y, _bend_my + WALL) + BEZEL_YP;
  37. _cham_xy = CHAM * tan(CHAM_ANGLE);
  38. WIN_W_EXTRA = 0.3; // extra clearance added to each side of window vs. active area
  39. epd_win_w = ACT_W + 2 * WIN_W_EXTRA;
  40. epd_win_x = WALL + TOL + (DISP_W - ACT_W) / 2 - WIN_W_EXTRA;
  41. epd_win_y = 3.30 + BEZEL_Y;
  42. /* [Board Dimensions — EE04] */
  43. PCB_L = 80.00;
  44. PCB_W = 41.22;
  45. PCB_T = 1.93;
  46. COMP_MAX_Z = 7.29;
  47. COMP_SIDE_Z = 3.82;
  48. /* [Sliding Lid] */
  49. LID_T = 1.5;
  50. FLANGE_H = 3.0;
  51. FLANGE_W = FLANGE_H * tan(30);
  52. SLIDE_CLEAR = 0.40;
  53. LIP_H = FLANGE_H + 3; // Y- lip height; increase to move split toward lid, decrease toward base
  54. /* [FPC Notch — must match EPD case slot geometry] */
  55. FPC_NOTCH_W = _fpc_xw; // slot X width: cable 12.5 + 2×2.5 mm clearance
  56. FPC_U_T = LID_T;
  57. FPC_SLOT_W = 4.1; // ≈ sqrt(_fpc_ro²−(FPC_BEND_R−WALL)²) at epd_case z=0
  58. /* [+Y Wall Cutouts] */
  59. PWR_CX = 10.3;
  60. PWR_W = 5.0;
  61. PWR_H = 2.5;
  62. PWR_CZ = 3.8;
  63. PWR_COVER_T = 0.6;
  64. USBC_CX = 65.65;
  65. USBC_W = 9.0;
  66. USBC_H = 3.22;
  67. USBC_CZ = 4.31;
  68. USBC_CBL_CLEAR = 1.5;
  69. BTN_CX = [48.4, 39.075, 29.725, 20.425];
  70. BTN_D = 2.3;
  71. BTN_CZ = 3.85;
  72. /* [Plunger] */
  73. PLUNGER_D = 2.0;
  74. FLANGE_D = 2.9;
  75. FLANGE_T = 1.2;
  76. PLUNGER_HEAD_H = 1.5;
  77. /* [CPU Case] */
  78. FLOOR = 2.0;
  79. SCREW_D = 3.2;
  80. SCREW_PILOT_D = 1.7; // M2 self-tapper pilot, SLA resin
  81. BOSS_D = 6.0;
  82. BOSS_H = 2.0;
  83. /* [Locating Studs] */
  84. STUD_CLEAR = 0.10;
  85. STUD_H = PCB_T + 1.0;
  86. PCB_HOLE_D = 2.5; // PCB locating hole diameter
  87. STUD_R = (PCB_HOLE_D - 2*STUD_CLEAR) / 2; // 1.15 mm → 2.3 mm dia stud
  88. /* [PCB Standoff Positions — relative to PCB origin] */
  89. PCB_BOSS_X1 = 2.5;
  90. PCB_BOSS_X2 = PCB_L - 2.5;
  91. PCB_BOSS_Y1 = 2.5;
  92. PCB_BOSS_Y2 = PCB_W - 2.5;
  93. /* [Interior Clearances] */
  94. CLR_XN = 2.0;
  95. CLR_XP = 44.0;
  96. CLR_YN = 15.0;
  97. CLR_YP = 1.77;
  98. CLR_LID = 3.5;
  99. BATT_W = 34.5;
  100. BATT_D = 51.0;
  101. BATT_T = 6.3;
  102. CLR_BATX = 1.5;
  103. CLR_BATY = 1.5;
  104. /* [CPU Case Derived] */
  105. PCB_Z = FLOOR + BOSS_H;
  106. BASE_INNER_H = BOSS_H + COMP_MAX_Z + CLR_LID;
  107. BASE_H = FLOOR + BASE_INNER_H;
  108. PCB_OX = WALL + CLR_XN;
  109. PCB_OY = WALL + CLR_YN;
  110. CAV_L = CLR_XN + PCB_L + CLR_XP;
  111. CAV_W = CLR_YN + PCB_W + CLR_YP;
  112. OUT_L = CAV_L + 2*WALL;
  113. OUT_W = CAV_W + 2*WALL;
  114. LID_H = FLANGE_H + LID_T;
  115. LID_Y_LEN = CAV_W;
  116. // FPC alignment — derived from EPD case geometry (replaces hardcoded values in old cpu_case)
  117. FPC_CX = OUT_L/2 - epd_case_w/2 + (_fpc_x1 + _fpc_xw/2) - PCB_OX;
  118. FPC_U_DEPTH = FPC_U_T - WALL - 3 + (epd_case_d - (BEZEL_Y + DISP_D));
  119. /* [Shared Helper] */
  120. module rounded_box(l, w, h, r) {
  121. hull()
  122. for (dx = [r, l-r], dy = [r, w-r])
  123. translate([dx, dy, 0]) cylinder(r=r, h=h, $fn=32);
  124. }